Abstract-Insulated-gate bipolar transistor (IGBT) power modules find widespread use in numerous power conversion applications where their reliability is of significant concern. Standard IGBT modules are fabricated for general-purpose applications while little has been designed for bespoke applications. However, conventional design of IGBTs can be improved by the multiobjective optimization technique. This paper proposes a novel design method to consider die-attachment solder failures induced by short power cycling and baseplate solder fatigue induced by the thermal cycling which are among major failure mechanisms of IGBTs. Thermal resistance is calculated analytically and the plastic work design is obtained with a high-fidelity finite-element model, which has been validated experimentally. The objective of minimizing the plastic work and constrain functions is formulated by the surrogate model. The nondominated sorting genetic algorithm-II is used to search for the Pareto-optimal solutions and the best design. The result of this combination generates an effective approach to optimize the physical structure of power electronic modules, taking account of historical environmental and operational conditions in the field.
Insulated-gate bipolar transistor (IGBT) power modules find widespread use in various applications including renewable energy, transport and space, industry, utility and home appliances. They have been manufactured in large quantities and have dominated a large portion of the medium-and high-power conversion market for decades. Field experience shows that power electronic converters were responsible for 37% of the unscheduled maintenance for photovoltaic generation systems [1] , 13% for wind turbines [2] , and 38% for industrial variable speed ac drives [3] . Their failures determine the system downtime and increase the operational cost [4] , [5] . Power semiconductor devices were rated as the most fragile component of a power electronic system from a recent industrial survey, followed by capacitors and gate drives [6] . The device and package-related failures account for 35% of the faults in the power electronics system [7] . The constantly growing need for power semiconductor devices coupled with important roles they have played in the system has led to corresponding reliability and robustness concerns, especially for safety-critical systems that may incur life security risks or enormous additional overall system operating cost (including maintenance, downtime, capital investment, etc).
In general, an IGBT module is comprised of one or more semiconductor chips and its package, which are equally important in providing high performance service. It is constructed with different materials (e.g., silicon, aluminum, copper, ceramics, and plastics), package designs (e.g., layout, geometry, and size) and properties (e.g., electrical, thermal, and mechanical). These components/layers are mostly bonded together by soldering and bond wires (see Fig. 1 ). The assembly is then covered with an insulating gel and enclosed in a polymer housing from 0885-8993 © 2014 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications standards/publications/rights/index.html for more information. which only the metal connectors of the device terminals emerge. The base plate of the assembly is mounted onto a heat sink or other cooling devices with thermal interface material greased between them for improved thermal contact. Current, voltage, power dissipation, and lifetime are the traditional design specifications, of IGBT power modules. In practice, they undergo harsh operational conditions (i.e., high temperature, frequent temperature cycles, and intensive vibrations) that generate repetitive stresses leading to fatigue and wear-out failures, particularly at the interconnections between different layers. Numerous accelerated aging tests have been conducted by different researchers to evaluate wear-out failures [8] [9] [10] . The dominant wear-out mechanisms, for example, bond wire lift-off, die-attach solder fatigue and baseplate solder fatigue, are mainly driven by thermomechanical stress that is induced by cyclic temperature swings and exposure to extreme temperatures.
The power dissipation path through the multilayered structure is constructed from different materials, characterized with individual coefficient of thermal expansion (CTE). Thermomechanical stress is generated in service at various layers and their interfaces under cyclic loadings. Power cycling (PC) and thermal cycling (TC) tests, as shown in Fig. 2 , are the typical methods to evaluate the robustness and reliability [8] [9] [10] [11] . The PC is exerted by the heat dissipation of power semiconductor devices when they are actively controlled. As the power loss requires finite time to conduct due to the thermal capacitance, each layer will be subject to different temperature swings dependent on the length of the dissipated power. PC can be further discriminated as short and long PC. Short power cycles are caused by the heat dissipation in relatively short intervals (e.g., a few seconds) that allow semiconductors and their direct vicinity undergoing frequent temperature changes with sizable amplitudes. However, the temperature variation in the distant baseplate solder layer is sufficiently alleviated by the large thermal capacities of substrate and baseplate. Short PC is mainly carried out to evaluate the lifetime of the bond wires and the die-attach solder layer [11] . Long power cycles normally indicate power pulses with long enough intervals (e.g., exceeding 10 s) to cause effective temperature swings and stresses in the baseplate solder layer. TC normally indicates the device temperature changes passively accompanying the ambient temperature variations. The focus of short PCT is normally the bond wire connections and the die attach solder while the baseplate solder fatigue is considered to be a dominant wear-out mechanism during long PC and TCT [11] . The device junction temperature was also factored in, showing accelerated wear-out with the raised temperature [8] . Moreover, the maximum junction temperature specified by the manufacturer (e.g., 150 or 175°C for silicon devices) must not be exceeded under any conditions, since it may result in sudden failures such as hot spots and latch-up.
In order to achieve a robust design, numerous solutions to reduce the cyclic thermomechanical stress and junction temperature have been developed from all aspects, from design to in-field operation and from the system all the way down to the power semiconductor modules [12] [13] [14] [15] [16] [17] . On the one hand, the thermal cycles are relieved with advanced structure design and optimized thermal management. The copper baseplate is replaced by AlSiC in some power modules to reduce the CTE mismatch between substrate and baseplate [18] . Active cooling methods were presented using coolant temperature as a feedback for flow control to reduce the temperature variation [19] . Generally, the temperature of the heat sink (either air or liquid cooled) can only be slowly regulated compared to the dynamic power loss variations from power modules due to its large thermal time constant. A thermal management technique is proposed to regulate the power losses with advanced gate control and PWM control algorithm [20] . On the other hand, methods to solve the junction temperature limitation have also been developed which fall into three categories-semiconductor, packaging and assembly, and thermal management algorithm. Semiconductor technological advancement has been observed over the past two decades thanks to the novel materials [21] [22] [23] , improved fabrication technology [24] , and optimized structures [25] that are able to sustain higher junction temperature. Advanced packaging and cooling designs have also been developed [26] [27] [28] to improve the thermal performance of the power assembly. The thermal conductivity of die attachment has been increased by about three times with enhanced electrical conductivity and mechanical properties [26] by replacing the solder alloy with sintered nanosilver paste. The techniques of integrating the cooling system into the power module by removing the base plate [26] , or a more ambitious attempt to implement direct chip cooling [25] , [27] , have been proposed to minimize the thermal resistance as well as the number of interconnections, thus reducing the number of potential sources of failure. The maximum temperature is also reduced with specific modulation strategies to minimize power losses [29] .
Although advances in power module techniques have contributed to improved reliability and prolonged lifetime, there is little research on the optimization of IGBT modules [30] , [31] . Power modules are generally designed and manufactured to meet their typical operational and lifetime requirements. By following the engineering requirement (i.e., electrical, thermal, mechanical, cost, dimensions, etc.), it is typical to resolve the problem with a single-objective optimization target, i.e., maximizing the lifetime of IGBT modules under only one specific failure mode. In practice, an IGBT module is usually subjected to a combined fatigue loading such as PC, TC and vibration, and the requirements of the optimal design can be inconsistent or even conflicting with each other. This means that any further lifetime improvement caused by addressing one fatigue mode can worsen the lifetime caused by other modes or increase the manufacturing complexity. For this reason, the multiobjective optimization (MOO) strategy is desirable in the design of IGBT modules. In this paper, the objective is to explain why a MOO strategy is needed for IGBT power module design and to demonstrate the implementation of a MOO considering PC and TC in practice.
II. MOO OF IGBT MODULES
A common single-objective optimization problem of a power module is to maximize its lifetime
where X is the matrix of design variables, X U and X L are the upper and lower bounds of X, respectively. N f is the lifetime of the power module, which may be caused by one of the general failure modes, written in separate form as follows:
where N d f is the lifetime of module due to material degradation [32] , N t f is the lifetime of module due to the TC fatigue [33] , N p f is the lifetime due to the PC fatigue [8] , and N v f represents the lifetime due to the vibration fatigue [34] . The improvement of individual lifetime expectancy seems to be advantageous for the overall product lifetime. However, it does not necessarily increase the effective lifetime since different failure mechanisms are responsible for the four lifetime targets and they each play different roles in the aging process of power modules and require elaborated studies.
In terms of the TC fatigue mechanism, attempting to improve N t f requires thicker solder layers, thinner base plate, and thinner ceramics layers to reduce the thermal stress induced by the mismatch of the CTE. And in terms of structural vibration theory, attempting to improve N v f requires all of the layers to be as thick as possible to reduce the static stress during vibration. On the contrary, attempting to improve the N d f and N p f demands most layers to be as thin as possible, since the junction temperature of the module as well as the resultant degradation will be alleviated with reduced total thermal resistance from the die to the base plate, as the failure and degradation are proportional to the junction temperature. Therefore, the lifetime optimization of power module needs considering the failure modes separately, as different failure modes need different treatment methods. In addition, as the price of modern lead-free solder goes up, minimizing the manufacturing cost (especially the material cost) becomes necessary as well. Therefore, the single-objective optimization needs to be transformed to a MOO as follows:
where N i min means the required minimum lifetime of the module due to the ith type of failure (material degradation, TC, powering cycling and vibration). Equation (3) can be solved as a single-objective optimization problem by retaining one objective while changing the other three objectives to constraints or by incorporating all the objectives into a single-objective by the use of arbitrary weighting factors. Such two types of approaches are easy to calculate and can provide quantitative insights into the sole objective, and restrict other constrains to some extent. However, most power module applications are rather sensitive to environmental and operational conditions, and it is thus difficult to select the most appropriate objective, define reasonable constraint levels or choose the most appropriate weighting factors. Consequently, conventional single-objective optimization is subject to a set of constraints which makes it impractical for the design optimization of power modules. As an alternative, introduction and application of a MOO strategy becomes necessary to manage more information.
III. LIFETIME PREDICTION MODELS
In this paper, only two types of fatigue are taken into account: TC fatigue and PC fatigue.
A. Lifetime Prediction Model Subjected to PC
For the lifetime analysis due to the PC fatigue, there is a widely used analytical lifetime model, known as the powerlaw model [8] . The power-law model defines the relationship between the lifetime and the junction temperature of the power module, assuming that a small power cycle has the same effect on the lifetime irrespective of whether it occurred before or after a large temperature cycle, and is given as follows:
where C 1 is a curve fitting constant of 640, exponent constant C 2 is approximately equal to −5, ΔT j is the junction temperature, T m is the mean temperature, and Q is the activation energy of 7.8 × 10 4 J/mol, i.e., the smallest energy required to start the reaction, assumed to be independent of the temperature. R is the gas constant 8.314 J/mol · K [8] . With this model, the lifetime due to the PC can be easily estimated. For a power module used in specific condition, ΔT j and T m can be described as
Therefore, (4) can be transformed to
For a specific power module under complex conditions, P max and P min are difficult to evaluate and thus the lifetime is impossible to predict. However, if the P max and P min are assumed to be known, for example, for a typical power electronic module with R th = 0.1 K/W and undergoing a recorded temperature difference ΔT j = 30
• C, the power loss difference ΔP is equal to Δ T j R t h = 300 W. Therefore, the lifetime will be easily obtained, as N p f is then only related to the total thermal resistance R th , which can be calculated as
where t i , k i , and A i are the thickness, thermal conductivity, and the effective area of the ith layer, respectively. R sp j is the jth spreading thermal resistance, which can be approximately calculated as follows [35] :
where Ψ max is the dimensionless constriction resistance, k j is the thermal conductivity of the jth layer, and r j is the source radius of the jth layer. See Fig. 3 .
B. Lifetime Prediction Model Subjected to TC
As the real IGBT module test subjected to TC is very time consuming and costly, finite-element analysis (FEA) is widely accepted in analyzing the failure mechanisms and predicting lifetime of the module especially during the design stage. The finite-element (FE) method provides a valuable insight into evolution characteristics of internal states in the solder joint and low cycle fatigue deformation and failure prediction of the solder [36] . Modeling an IGBT module subjected to TC involves five aspects: the life prediction model, the constitutive model, the material property, the FE model, and the thermal loading. These main steps form the basis of lifetime prediction of IGBT module subjected to TC.
1) Lifetime Prediction Model:
Baseplate solder fatigue is the dominant failure mechanism under TC of the IGBT module. There exist many lifetime prediction models for determining the lifetime of solder layer in power modules and other types of electronic packages, in accordance to their own merits [37] . One of the widely accepted failure criteria was introduced by Darveaux for low cycle thermal fatigue life prediction [38] . This model describes the relationship between the volume-averaged inelastic work density increment ΔW , and the number of cycles to crack initiation N 0 and the crack propagation rate da/dN: 
where K 1 , K 2 , K 3 , and K 4 are the empirical constants as shown in Table I and a is the characteristic crack length. So, the characteristic lifetime N t f can be obtained as
The parameter defined as
where ΔW i designates the inelastic work density in the ith element in FEA, whose volume is denoted by V n .
2) Constitutive Model:
To accurately calculate ΔW in (14), a high-fidelity FE model with a precise description of the solder behavior is extremely critical. Therefore, the time-and temperature-dependent deformation behavior of the solder is one of the most important properties in the FEA. Among the various time-dependent and temperature-dependent constitutive models for solder in power modules, the viscoplastic constitutive model introduced by Anand is frequently adopted. The Anand model was originally developed for metal forming applications and quickly became popular to applications that involve strain and temperature effect including solder layer and high temperature creep. The model does not require an explicit yield condition and loading /unloading criteria because it assumes that plastic flow occurs at all nonzero stress values [39] .
The Anand model consists of two coupled differential equations that relate the inelastic strain rate to the rate of deformation resistance. The strain rate equation iṡ
whereε P is the inelastic strain rate, A is a constant, ξ is the stress multiplier, σ is the stress, s is the deformation resistance, R is the gas constant, m is the strain rate sensitivity, Q is the activation energy, and T is absolute temperature. And the rate of deformation resistance equation iṡ
where where s * is the saturation value of s, s is the coefficient for deformation resistance saturation value, and n is the strain rate sensitivity. From the development of the previous equations, there are nine material parameters that need to be defined in the Anand model. Table II shows these parameters for SAC305 alloy used in this work.
3) Material Properties: The IGBT module consists of a total of seven layers of materials. The solder layers are modeled with linear elastic coupled with viscoplastic material properties. The rest including the silicon die, the two copper layers, along with the ceramic layer and the base plate are assumed to be linear elastic in the FEAs. Table III shows the material properties of the seven layers from top to bottom.
4) TC Load:
The choice of thermal loads to evaluate the reliability of the IGBT module is important as the relative performance of the solders could change with the thermal load parameters such as maximum temperature and temperature range. This FEA was carried out using a typical thermal cycle as shown in Fig. 4 , which includes beginning temperature, reference temperature, maximum temperature of 125°C, minimum temperature of −40°C, as well as the duration for ramp-up, ramp down, and dwell at the maximum and minimum temperatures. The beginning temperature as well as the reference temperature is assumed to be 25°C, since any residual stress in solder will relax due to the creep characteristic of the solder [41] and there is a good agreement between the FEAs and experiments by starting the simulation at reference temperature of 25°C [42] . Each Dwell takes 15 min, which is the same as the ramp up/down with ramp rate of 10°C/min, so one thermal cycle lasts 60 min. Four thermal cycles in the simulation are usually sufficient to ensure the stability of the hysteresis loop and test semiconductors in automotive applications [43] .
5) FE Model:
The FE model in this work was conducted in Ansys 14.5, where the Ansys Parametric Design Language was used to develop a generic model with a robust mesh, despite the variation of various design. To reduce the computational time and resources used, a 2-D symmetrical FE model with one IGBT die was used as shown in Fig. 5 [30] , which has been verified to be as accurate as a 3-D FE model for fatigue analysis of solder joints subject to TC [44] . The layers from 0 to 6 in Fig. 5 represent the silicon die, solder, DCB copper, ceramic, DCB copper, solder and baseplate layers, respectively. VISCO106 element type with four nodes was used to model the solder layers because of its highly nonlinear behavior, and Plane 182 element type was used to model other linear elastic layers. Fig. 5(b) and (c) shows the enlarged view of the FE model. It can be seen that fine mesh pattern is maintained in the model especially in the solder layer as the value of ΔW is dependent on the thickness s of the elements [45] . In particular, the maximum element thickness of the solder layers is 17.5 μm which are adequately accurate for the calculation of ΔW [38] . In total, 15 405 nodes and 15 040 elements have been generated for the model. Some assumptions are also made in the model, namely all seven layers are assumed homogenous, the process variations along with the manufacturing defect are not taken into account, and the intermetallic growth in the solder layers is ignored.
6) Experimental Validation of FE Models:
The FE model was validated with TC test results prior to the MOO process. To accelerate the aging process of IGBT modules, a harsh TC profile was applied with the maximum and minimum temperature set to be 160 and −50°C, respectively. The ramp up/down time was set to be 2 min with the dwell time set to be 10 min. The TC test was interrupted at 800 and 1300 cycles for inspection. Fig. 6 shows the degradation of the solder layer between the DCB substrate and the base plate with a C-mode scanning acoustic microscope (SAM) from the bottom view as shown in Fig. 7 . These figures clearly show that the failure initiates around the solder edges and propagates inwards to the centre. results are in a good agreement with experiments, which demonstrates that the developed FE model as well as the lifetime prediction model are adequately accurate for the lifetime prediction of the IGBT module and proper for the subsequent design optimization.
The solder layers deform plastically when subjected to temperature cycling loads. The CTE mismatch of the different bonded materials induces thermomechanical stresses in the module which is critical at the interfaces of the assembled layers. Fig. 9 presents the stress and plastic strain contour of the IGBT module at the end of the fourth thermal cycle. The deformation in Fig. 9 is scaled up by 20 times to better illustrate the bending of each layer. As shown in Fig. 9(a) , the maximum elastic stress of 54.07 MPa occurs at the central interface of the ceramic layer and the copper layer, which is attributed to the mismatch in length of different layers. Silicon die and base plate also suffer evident stress of 49.06 and 41.82 MPa, respectively.
As shown in Fig. 9 (b)-(d), the maximum plastic strain is located at the baseplate solder layer near the edge. The plastic strain in the first solder layer is modest compared with that of the baseplate solder layer, which is in agreement with the experimental result. It should be noted that the plastic work is only the output of viscoplastic elements; thus, in the figures, only solder layers are seen with plastic work and the rest corresponds to zero plastic work masked in blue. Fig. 10 plots the change of the strain energy density at the outmost node of the two solder layers over the four thermal cycles. The curve shows that strain energy density increases during the dwell period though the change is relatively small compared with that during the ramp up/down period. This is because the creep phenomenon exists during the dwell period and its effect is included in the plastic strain in Anand model.
IV. PROBLEM DEFINITION
The objective of this work is to improve the lifetime of the module subject to both PC and TC by varying the thickness of the six layers. Therefore, the objective functions can be expressed as objective : Minimize ΔW solder2
Minimize R th .
Since there are other elastic layers in the module, the reliability of these layers under the repeated thermal loads is mandatory as well. Therefore, five constraints are defined as follows:
where σ i and σ i allow are the maximum von-Mises stress and the allowed stress of the ith elastic layer, respectively. ΔW solder1 and ΔW solder2 are the inelastic work density in the die-attach and baseplate solder layers, respectively, and η is a constant ensuring less inelastic work density (i.e., longer life) of the former compared to the latter. As the width of the die-attach solder layer and baseplate layer are 9 and 26 mm, resulting in a ratio of 9/26 ≈ 0.35, η is set to be 0.25 in this work to ensure a high reliability. It should be noted that total four layers from the silicon die to the base plate excluding these two solder layers have the elastic stress constraints as shown in Table I . The six design variables are the thickness of the six layers excluding the silicon die which is considered fixed. The layer thicknesses have constraints in terms of upper and lower limits which the variables can take. Specifically, the lower bound in Table IV is defined in terms of a commercially available power module in which the thickness of solder layers is the thinnest thickness the company can manufacture, and the upper bound is specified by the authors to make a reasonable search domain for the optimization.
V. SURROGATE-BASED MOO (SBMOO)
During the optimization process, ΔW and R th are iteratively calculated in terms of the possible combination of the six design variables. The calculation of R th is easy and fast because the analytical solution in (11) and (12) is straightforward. However, the calculation of each ΔW and σ i is more difficult and costly, penalizing optimization searches as it requires a costly and lengthy nonlinear FEA. Hence, an efficient optimization method is essential for the optimization using the FE model. In this work, the SBMOO is adopted, whose goal is to reduce computational Fig. 11 . Structure of the SBMOO algorithm for IGBT module optimization.
iterations while obtaining desirable results. The SBMOO consists of an interpolation function developed based on a design of experiments (DoE) and MOO algorithm for a Pareto-optimal search. The entire workflow is illustrated in Fig. 11 and consists of the following steps: 1) define objectives, constraints, design variables and design space for the optimization; 2) produce the DoE using the Latin hypercube sampling (LHS) method; 3) calculate ΔW and σ i at each design points with the FE model; 4) build surrogate model for the objective and constrains (Kriging model); 5) minimize errors of the surrogate models; 6) output the surrogate models for the TC along with the analytical model for the PC; 7) perform MOO using the MOO algorithm [nondominated sorting genetic algorithm-II (NSGA-II)]; 8) select optimal candidates and plot results. [46] , [47] This work uses a widely used surrogate model, namely a Kriging (KRG) model, to evaluate the approximation models of the objective and constraint functions for the TC. The Kriging model was originally developed for mining and geostatistical application involving spatially and temporally correlated data.
A. Kriging Surrogate Model
In general, the Kriging model combines a global model plus a localized departure, and can be formulated as follows:
where f(x) is the unknown function of interest, β denotes a known approximation function (usually polynomial), and z(x) stands for a stochastic component in terms of zero mean and variance s 2 with the Gaussian distribution. Lettingf (x) be an approximation function to the true function f(x), by minimizing the mean-squared error (MSE) between f(x) andf (x),f (x) can be calculated asf
where R −1 is the inverse of correlation matrix R, r is the correlation vector, f is the observed data at n s sample points, and q is the unity vector with n s components. The random variables are correlated to each other using the basis function of
where θ i is the ith parameter corresponding to the ith variable. The Kriging model is built with an assumption that there is no error in f; the likelihood can therefore be expressed in terms of the sampling data as
(25) To simplify the maximization of likelihood, (25) can be replaced by (26) by taking a natural logarithmic transformation as
By conducting the derivatives of the ln-likelihood function in (26) with respect to β and s, respectively, and setting them to zero, the maximum likelihood estimators (MLEs) of β and s 2 are determined as follows:
These MLEs can now be substituted back into (26) by removing the constant terms to give what is known as the concentrated ln-likelihood function, and the unknown parameters of θ i (θ i > 0) can be calculated by maximizing the formula as follows:
In this study, the method of modified feasible direction is utilized to determine the optimum values of parameter θ i . And the estimated MSE of the predictor is derived as follows:
B. NSGA-II
Genetic algorithms are a form of search heuristic which takes inspiration from natural evolutionary processes to identify optimal solutions to the problem being addressed. A solution exists in two domains, namely the solution space as well as objective space. In the former domain, a solution is described by its characteristics in terms of the variables, i.e., the various layer thicknesses. This takes this form of a string of code where each element defines the thickness of one layer. In keeping with the biological analogy, this string is termed a chromosome. Each solution is also associated with its value in objective space, i.e., the resultant ΔW and R th for each chromosome. The set of chromosomes is termed a population, and by considering the correlation between a chromosome's location in population space and its location in objective space (fitness), a search can be steered toward locating better solutions.
The optimization process is an iterative one, whereby new chromosomes are created, evaluated in objective space, and in turn used to help identify better solutions to create a new generation. This is done by randomly selecting solutions, ranking according to fitness and mixing elements between chromosomes in order to generate offspring solutions. This process is repeated for a preset number of generations (or until a predetermined accuracy is reached) [48] . The definition of a "better" solution is slightly different in the case of multiple objectives, and is handled by the concept of Pareto-dominance.
A solution is said to Pareto-dominate another, if and only if it is strictly better in all objectives. If a solution is only worse off in one objective, but better in another, then the two solutions form a Pareto-front, giving a set of equally optimum, compromise solutions. The final solution is then chosen from this Pareto-set [49] .
A popular genetic algorithm which handles multiple objectives using the concept of Pareto-dominance is the NSGA-II which is able to handle constraints as well as requiring a minimum amount of external parameters [50] . This makes it suited for robustly handling a range of different problems. The pseudocode for the NSGA-II is given next: 1) create initial random population of size N; 2) evaluate ΔW and R th for each solution; 3) use binary tournament selection, recombination and mutation operators to create offspring population of N; 4) sort combined parent and offspring population (of size 2N) into Pareto-ranks using fast nondominated sorting; 5) create new generation population by selecting the first N population members; 6) repeat from step 3. Constraints are handled in the selection operation, where chromosomes are selected for reproduction based on their Pareto-fitness. If both are in the same rank, a solution which does not violate the constraints is selected, and if both solutions are infeasible, then the one with the least degree of constrain violation is selected. Finally, if both are feasible and do not dominate each other, then the solution in the least crowded region of objective space is selected in order to focus the search toward sparser regions [50] . The previous process is repeated for a set number of iterations and finally gives a set of Pareto-optimal solutions. The diversity operator ensures that the solutions are spread out in order to explore all areas of the search space to ensure better location of a global (as opposed to local) optimum.
VI. TEST RESULTS
To ensure that the surrogate models reach the accuracies required, a total of 124 sampling points (i.e., 124 FEA runs) were generated, where 60 are the initial LHS points and the other 64 are the sequential infill points near the regions or interest. NSGA-II was then used with the parameters as defined in Table V to identify the Pareto-solutions. Fig. 12 indicates the sampling points and the Pareto-optimal solutions for the two objective functions after 100 generations of the search algorithm. It is observed that many sampling designs are infeasible designs in terms of the constrained condition, though they seem to be better than the Pareto-optimal. For the Pareto-optimal, ΔW can be decreased from 2 to 0.4 MPa, while the total thermal resistance R th can be reduced from 0.11 to 0.09. ΔW and R th are strongly competing with each other and cannot reach an optimum simultaneously. In other words, any further improvement of the lifetime during PC must worsen that during the TC and vice versa. Therefore, it can be suggested from this result that it is better for the designer or engineer of IGBT module to comprehend the practical operational conditions (i.e., cooling ambient conditions and mission profiles).
Optimums 1-3 in Fig. 12 are all feasible solutions and it is difficult to choose the best one without knowing the power/TC information of a specific application. Since the results in Fig. 12 are all equally optimal solutions, it is difficult to choose the best one. Therefore, a process of decision-making for selection of the final optimal solution from the available solutions is needed.
One of the classical decision-making processes is performed with the aid of a hypothetical point, named as equilibrium point, i.e., the optimum 2 as shown in Fig. 12 , for which both objectives have their optimal values independent of the other objective. The other widely used process is to select a better value for each objective than its initial value from the base design. In terms of these two methods, three optimum solutions are selected among all the possible solutions as shown in Fig. 12 and Table VI . Optimum 1 has the minimum ΔW and the longest lifetime during TC; solution 3 has the minimum R th and the longest lifetime during PC. Solution 2 seems to be a good compromise with respect to the two objectives, i.e., higher reliability during both thermal and PC. With regard to the lifetime, the assumption is that they are put in the same environments and operation conditions with power loss of 300 W in the PC (see Section III-A), temperature variation of 175°C in the TC (see Section III-B4), and with the failure criteria defined as failure length reaching 10% total length. In terms of the equations derived previously, optimum 1 will have 3.5 times lifetime during TC than the based design; however, its lifetime during PC will decrease to half of the base designs. These are summarized in Table VI , which compares the three optimized solutions with the base design (typical solution), clearly showing the conflicting nature of the optimization objectives. It is easily understood that the thickness reduction of any layer will decrease the thermal resistance and thus the lifetime during PC. For the TC, it can be concluded that the second solder layer should be designed a little thicker than the first solder layer to prevent the TC failure, as it is the most significant layer to prevent the solder fatigue. The same phenomenon can also be observed in the two copper layers of DCB substrate. Conventional designs make them equal; however, it is shown in this work that different thicknesses will not only help decrease the thermal resistance but also decrease the stress and strain in the layers. Concern of ceramic layer should be addressed more closely, because decreasing this layer will significantly decrease the thermal resistance and help decrease the energy accumulated in the second solder layer; however, the elastic stress will be likely to reach the allowed value as well.
VII. CONCLUSION
This paper has presented a MOO for multilayered IGBT power modules considering both TC and PC with the thickness of the constituent layers as the optimization targets. Two objectives of maximizing the lifetime under PC and TC are simultaneously considered by minimizing the total thermal resistance and the plastic work accumulated in the solder layer through equation transformation.
Thermal resistance is calculated analytically and the plastic work is obtained with a high-fidelity FE model, which has been experimentally validated. The objective of minimizing the plastic work and constrain functions is formulated by the surrogate model, which reduces computational time and cost. The NSGA-II is used to search for the Pareto-optima in the last step. The results indicate that: 1) the optimization objectives determined by PC and TC are conflicting. This is due to the different failure mechanisms induced by PC and TC, so a MOO considering both effects simultaneously is necessary. 2) During MOO, Pareto-optimal solutions could be identified and selected effectively in accordance to various environmental and operational conditions.
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